


A -10 to -20 -V Inverting Buck-Boost Drive GaN Driver With Sub- $1\text{-}\mu\text{A}$ Leakage Current V_{th} Tracking Technique for 20-MHz Depletion-Mode GaN Metal–Insulator–Semiconductor High-Electron-Mobility Transistors

Yong-Hwa Wen, Tz-Wun Wang, Tzu-Hsien Yang, *Student Member, IEEE*, Sheng-Hsi Hung, Kuo-Lin Zheng, Ke-Horng Chen , *Senior Member, IEEE*, Ying-Hsi Lin, Shian-Ru Lin, and Tsung-Yen Tsai

Abstract—This article proposes an inverting buck-boost drive (IBBD) gallium nitride (GaN) driver, which directly drives depletion-mode GaN (D-GaN) metal–insulator–semiconductor high-electron-mobility transistor (MIS–HEMT). In the proposed driver fabricated with a $0.5\text{-}\mu\text{m}$ CMOS process, the V_{th} tracking technique can reduce switching loss and minimize the leakage current of D-GaN MIS–HEMT to sub- $1\text{ }\mu\text{A}$. To suppress the electromagnetic interference (EMI) caused by the ringing voltage at drain of the GaN switch when reducing from 22 to 1.9 V, a Miller plateau (MP) detector and an EMI suppression frequency controller (ESFC) are also applied. With the slew rate (SR) control and fast-level shifter, the maximum switching frequency can reach up to 20 MHz, and dV_{DS}/dt can be regulated at 120 V/ns. In addition, the power saving mode of IBB converter and accurate ultralow power (ULP) under voltage lockout (UVLO) are proposed to reduce the quiescent current to 580 nA during standby mode, thereby enhances light load efficiency. The peak efficiency is as high as 95.8% and chip areas are 5.1 and 6.6 mm².

Index Terms—Gallium nitride (GaN), Miller plateau (MP) voltage, ultralow quiescent current, V_{th} tracking.

I. INTRODUCTION

THE normally-on depletion-mode GaN (D-GaN) metal–insulator–semiconductor high-electron-mobility transistors (MIS–HEMTs) [1], [2] have the advantages of low gate leakage current, low parasitic capacitance, and lower temperature coefficient (TC) of ON-resistance ($R_{DS(ON)}$) compared

Manuscript received February 14, 2022; revised May 19, 2022; accepted June 6, 2022. This article was approved by Associate Editor Piero Malcovati. This work was supported by the Ministry of Science and Technology under Grant 110-2622-E-A49-006-CC1, Grant 110-2622-8-A49-001-SB, Grant 109-2221-E-009-044-MY3, and Grant 109-2221-E-009-095-MY3. (*Corresponding author: Ke-Horng Chen.*)

Yong-Hwa Wen, Tz-Wun Wang, Tzu-Hsien Yang, Sheng-Hsi Hung, and Ke-Horng Chen are with the Department of Electronics and Electrical Engineering, National Yang Ming Chiao Tung University, Hsinchu 300, Taiwan (e-mail: khchen@cn.nctu.edu.tw).

Kuo-Lin Zheng is with Chip-GaN Power Semiconductor Corporation, Hsinchu 300, Taiwan.

Ying-Hsi Lin, Shian-Ru Lin, and Tsung-Yen Tsai are with Realtek Semiconductor Corporation, Hsinchu 300, Taiwan.

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/JSSC.2022.3181792>.

Digital Object Identifier 10.1109/JSSC.2022.3181792

0018-9200 © 2022 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See <https://www.ieee.org/publications/rights/index.html> for more information.




Fig. 1. Cross section of the D-GaN MIS–HEMT with FP.




Fig. 2. (a) Normalized on resistance versus temperature of different GaN transistors. (b) Structure of cascode D-GaN MIS–HEMT. (c) Input capacitance versus drain–source voltage of different GaN transistors. (d) Structure of the proposed IBB D-GaN MIS–HEMT.

with enhancement-mode GaN (E-GaN) [3]–[7]. Fig. 1 shows the cross section of the D-GaN MIS–HEMT. Due to the insulator layer, the gate leakage current can be reduced to hundreds of pA, and the lower TC of $R_{DS(ON)}$ can reduce the conduction loss down to 1.6 times at 150 °C, as shown in Fig. 2(a).

However, the gate-to-source voltage (V_{GS}) needs to be less than its threshold voltage V_{th} (-10 to -20 V) to turn off the D-GaN MIS–HEMT. To ensure normally off operation, in state-of-the-arts, D-GaN MIS–HEMT is cascaded in series with low-voltage (LV) Si-MOSFET as a cascode structure [8]–[13], as shown in Fig. 2(b). Although the turn-on threshold voltage becomes positive due to the





Fig. 3. Structure of the proposed ACC technique.

pulsewidth modulation (PWM) signal applied to the gate of the LV Si-MOSFET, the cascode structure will cause the following problems. First, the input capacitance (C_{iSS}) of LV Si-MOSFETs is normally a few nanofarads. The larger C_{iSS} , compared to that of D-GaN, will increase the switching loss and limit the maximum switching frequency [$f_{SW(MAX)}$], as shown in Fig. 2(c). Second, the LV Si-MOSFET may suffer from avalanche problems [14], [15] due to junction capacitance mismatch during turn-off transition, which will cause additional power loss and reliability concerns. Although adding the extra capacitor in parallel with Si-MOSFET can prevent avalanche problems [14], the undesirable extra capacitor may induce extra turn-off loss and increase chip areas. Third, when the body diode of Si-MOSFET switches from forward voltage to reversed voltage, the large reverse recovery current flows through the diode [8]–[13], which will cause extra power loss. To solve the problems mentioned above, this article proposed an inverting buck-boost drive (IBBD) D-GaN MIS-HEMT, as shown in Fig. 2(d). The GaN switch control signal is sent to the gate of D-GaN MIS-HEMT directly. Reducing C_{iSS} can effectively reduce switching loss, and thus, high switching frequency can be achieved. C_{iSS} of cascade D-GaN, in Fig. 2(c), is about 1000 pF, while C_{iSS} of D-GaN MOS-HEMT is only 100 pF. The gate-to-source voltage V_{GS} swing of cascade D-GaN is about 5 V, while the V_{GS} swing of D-GaN MOS-HEMT is about 13 V. Consequently, the switching power loss can have a 32% reduction. The efficient IBB D-GaN MIS-HEMT driver can be applied to ac to dc applications, such as Flyback, power factor converter (PFC), and LLC converter designs.

In this article, the IBB D-GaN driver with V_{th} tracking technique is proposed to reduce switching loss and prevent leakage current. This article is organized as follows. Section II introduces the architecture of the proposed IBB D-GaN driver. Section III shows the detailed circuit implementation, including anticonduction control (ACC) technique, Miller plateau (MP) detector and slew rate (SR) control, inverting buck-boost converter with electromagnetic interference (EMI) suppression frequency controller (ESFC), fast-level shifter, and accurate ultralow-power (ULP) undervoltage-lockout (UVLO). In Section IV, the measurement results for the test chip and

Fig. 4. Miller capacitance (C_{GD}) versus drain-source voltage with different FP designs.

the comparison table are given. Finally, Section V presents the conclusion.

II. PROPOSED IBB D-GaN DRIVER

Fig. 3 shows the block diagram of the proposed IBB D-GaN driver, which directly turns on and off the D-GaN MIS-HEMT by 0 V and V_{th} , respectively. To prevent excessive negative voltage driving from causing the current collapse, the field plate (FP) structure [16], [17] in D-GaN MIS-HEMT is applied to reduce the gate trap effect under high electric fields, as shown in Fig. 1. Compared with cascode D-GaN MIS-HEMT, by applying the PWM signal to the gate of D-GaN MIS-HEMT, switching loss can be greatly reduced to achieve high efficiency and high switching frequency [$f_{SW(MAX)} \propto I_G/C_{iSS}V_{GS}$].

In addition, to alleviate the trapping problems in the high-voltage D-GaN MIS-HEMT designs, the proposed FP can affect the electric field distribution of the GaN layer while restraining the device from withstanding large voltages on the drain (D) terminal [18]. The original parasitic capacitance ($*C_{GD}$) effect can be modified by the FP to smaller series capacitances C_{GD1} and C_{GD2} , as shown in Fig. 4. Moreover, this article uses the FP implementation in different metal layers, such as Gate FP1, Gate FP2, and Source FP in the D-GaN HMT design. In Fig. 5, the blue curve is the $*C_{GD}$ of D-GaN MIS-HEMT without FP. Once Gate FP1 is inserted, C_{GD1} is parallel with $*C_{GD}$ when V_{DS} is at an LV level, so a large parasitic capacitance is generated. However, when V_{DS} rises, C_{GD1} and C_{GD2} will have a series effect, so C_{GD} drops in one step when V_{DS} increases to a high value, as indicated




Fig. 5. Diagram of miller capacitance (C_{GD}) versus drain-source voltage with different FP designs.




Fig. 6. Leakage current and switching loss at different gate drive voltages.

by the red curve. Similarly, the second layer of Gate FP2 can make C_{GD} to have a second step down, as shown in the purple curve. Lastly, by inserting the source FP, the parasitic capacitance effects is improved at a higher V_{DS} and the electric field strength is reduced, as shown in the green curve. As a result, C_{GD} drops with a step when V_{DS} increases to a higher value in Fig. 5. Thus, due to low C_{GD} , D-GaN MIS-HEMT is more suitable for high-frequency operations.

However, V_{th} of different D-GaN MIS-HEMTs varies due to different processes and different V_{DS} values. Too much negative turn-off voltage ($V_{GS} = -14$ V in Fig. 6) will cause large gate swing voltage and switching loss, while less negative turn-off voltage ($V_{GS} = -12$ V in Fig. 6) will not turn off D-GaN MIS-HEMT completely and cause a large leakage current. Thus, the gate drive voltage of D-GaN MIS-HEMT needs to be adjusted according to different GaN switches. The proposed ACC uses the V_{th} tracking technique to detect V_{th} , and the ON-chip inverting buck-boost (IBB) converter generates a negative voltage (V_{NEG}) that is less than V_{th} to reduce the leakage current of GaN and the switching loss in normal operation. When the switching frequency increases, the fast V_{GS} swing may cause a larger dV_{DS}/dt , which leads to serious EMI problems [19], [20]. Therefore, the MP detector is used to accurately detect the MP voltage (V_{MP}) to avoid the ringing of the drain voltage and suppress EMI. Moreover, the ESFC can adjust the switching frequency of the IBB converter to synchronize with the PWM signal to further suppress EMI. With low C_{ISS} , well-controlled dV_{DS}/dt through the SR control and fast-level shifters for reducing control signal delay, the maximum switching frequency is up to 20 MHz. To reduce the power consumption of the GaN driver in standby mode, the power saving mode of the IBB converter and accurate ULP UVLO is proposed to reduce the quiescent current and guarantee high accuracy at the same time.

III. CIRCUIT IMPLEMENTATIONS

A. ACC Technique

The architecture of the proposed ACC, as shown in Fig. 7, consists of three function blocks, including accurate ULP




Fig. 7. Structure of the proposed ACC.




Fig. 8. Timing diagram of the power-on and V_{th} tracking process of the proposed ACC technique.

UVLO, adjustable current mirror, and low offset sense amplifier. The accurate ULP UVLO can check the voltage level of the supply voltage V_{IN} , logic control supply voltage V_{DD} , and the negative gate drive voltage V_{NEG} . To avoid leakage current during power-on, the accurate ULP UVLO can decide whether or not to turn on the LV Si-MOSFET M_{S0} and M_{S1} according to the level of three voltage signals. Moreover, the low quiescent current of the accurate ULP UVLO can reduce power consumption in normal operation mode and thus improve the efficiency. The adjustable current mirror can adjust the size of sensing MOSFET to achieve more accurate current sensing. The high current sensing ratio is adopted during V_{th} tracking mode to precisely sense the small leakage current of D-GaN MIS-HEMT. On the other hand, the low current sensing ratio is adopted during normal operation mode to detect large current for overcurrent protection. The low offset amplifier is used to reduce the channel length modulation effect of sensing MOSFET to further improve the accuracy of current sensing.

Fig. 8 shows the operation of the ACC technique, which can be divided into four time zones. During power-on, the accurate ULP UVLO can check whether V_{IN} and V_{DD} rise to the target level 12 and 5 V, respectively. Then, the soft-start procedure of V_{NEG} turns off M_{S0} and M_{S1} to avoid any leakage current of the D-GaN MIS-HEMT. When V_{NEG} reaches a predetermined value, the soft start procedure is ended to trigger the V_{th} tracking mode.

The V_{th} tracking mode can determine how negative the value of V_{NEG} requires to reach in order to completely turn off D-GaN MIS-HEMT. Once V_{th} tracking mode is triggered, the small size M_{S0} in series with D-GaN MIS-HEMT is turned on to monitor the leakage current. By setting the current mirror



Fig. 9. Operation of adjustable current mirror in the V_{th} tracking technique.

Fig. 10. Operation of adjustable current mirror in normal operation.

ratio $M_{S0}:M_{sen}$ to 1:7, the small leakage current of D-GaN MIS-HEMT is amplified and monitored by the sensing signal V_{sns} , as shown in Fig. 9. V_{NEG} can be calibrated to be more negative through the 5-bit counter $R_{NEG}[4:0]$. Once V_{sns} is less than the leakage threshold voltage V_{th_leak} , the signal $LEAK_EN$ is set to logic high to indicate the end of V_{th} tracking. In normal operation, M_{S0} and M_{S1} are always turned on to avoid avalanche effect and reverse recovery current problems. Meanwhile, V_{sns} generated by the current mirror ($M_{S1}:M_{sen}$), as shown in Fig. 10, represents the drain current of the GaN switch, which can be used to compare with the overcurrent threshold voltage V_{th_OCp} to achieve overcurrent protection.

In the V_{th} tracking process, the leakage current of D-GaN MIS-HEMT is detected through the adjustable current mirror. The current of sensing MOSFET depends on the drain-source voltage V_{DS} . To ensure the accuracy of the sensing current, V_{DS} of sensing MOSFET is controlled to be equal to the measured MOSFET by the sense amplifier. However, the input offset of the sense amplifier will vary due to process, supply voltage, and temperature (PVT) variation and will result in the mismatch of V_{DS} voltage between sensing MOSFET and measured MOSFET. This will affect the accuracy of the V_{th} tracking process and cause the D-GaN MIS-HEMT to have large leakage current. Therefore, this article proposes the low offset amplifier to improve the precision of current sensing.

The architecture of the low offset sense amplifier is shown in Fig. 11. The offset cancellation circuits are composed of a low offset comparator, digital integrator, and digital to analog converter (DAC). With the autozeroing technique, the low offset comparator can reach ultralow offset voltage and is connected to the inputs of the sense amplifier to detect the offset voltage. The comparison results of the offset voltage will be sent to a digital integrator and generate the 8-bit correction signal $din[7:0]$. Through the DAC, a digital correction signal




Fig. 11. Architecture of the low offset sense amplifier.




Fig. 12. Sense amplifier with an offset cancellation.

will be transferred into the analog domain. The signals V_{AUX_P} and V_{AUX_N} will be sent to the sense amplifier and generate a correction current to cancel the offset voltage of the sense amplifier.

Fig. 12 shows the circuit of the sense amplifier. The drain voltages of M_{sen} and M_{S0} are sent to the input pair VIP and VIN , respectively, and generate the output signal OUT to control the current source M_{m1} in Fig. 11, making the drain voltage of M_{sen} and M_{S0} the same. To cancel the offset between M_{12} and M_{13} , the auxiliary input pair M_{AUX_P} and M_{AUX_N} is used. If a positive offset voltage V_{OS} occurs at VIP , the correction signal V_{AUX_P} from the offset cancellation circuit will decrease to generate the correction current I_1 to compensate the offset, thereby improving the accuracy of current sensing. To detect the offset voltage of the sense amplifier, the comparator uses the autozeroing technique to reach ultralow offset. Thus, the proposed sense amplifier with an offset cancellation circuit can sense the offset of the sense amplifier precisely and reach ultralow offset.

B. MP Detector and SR Control

Fig. 13 shows the structure of the MP detector and SR control, and their operation timing diagram is presented in Fig. 14. In the SR control, a small value capacitor $C1$ is used to sense the derivative of V_{DS} to generate I_{C1} as (1). Then, the SR signal V_{SR} can be derived in (2) by mirroring I_{C1} to the resistor R_{ERR}

$$I_{C1} = dV_{DS}/dt \cdot C1 \quad (1)$$

$$V_{SR} = (I_{C1} + I_{bias}) \cdot R_{ERR} + V_{ref,MP} \quad (2)$$

To control the SR, V_{SR} is regulated within the SR hysteresis window, which is composed of lower and upper bounds, $V_{ref,SR}$




Fig. 13. Architecture of SR control and MP detector.




Fig. 14. Operation timing diagram of MP detector and SR control.




Fig. 15. MP detector without delay compensation.

and $V_{\text{hys}} + V_{\text{ref,SR}}$, respectively. Through the comparison results produced by the comparators “comp1” and “comp2,” the decrease and increase signals “DEC” and “INC,” respectively, can decrease and increase the small gate charging current I_{small} . A well-controlled SR of V_{DS} can reduce EMI.

In order to accurately detect the end of the MP period, the drain voltage of D-GaN is detected to derive the switching status where the N -channel depletion transistor M_D is used to withstand the high drain voltage to protect the MP detector. When the drain voltage is higher than $V_{\text{DD}} + |V_{\text{th,MD}}|$, M_D will keep V_{N1} at about $V_{\text{DD}} + |V_{\text{th,MD}}|$. On the other hand, when the drain voltage is lower than $V_{\text{DD}} + |V_{\text{th,MD}}|$, M_D will be fully turned on to let V_{N1} directly track the drain voltage. Therefore, V_{N1} can be compared with V_{SR} by the comparator “comp3.” If V_{N1} is still higher than V_{SR} , I_{small} is used to avoid the ringing of the drain voltage and alleviate the EMI problem. Contrarily, when V_{N1} is lower than V_{SR} , V_{result} will be high, which indicates the end of the MP period. Meanwhile, the MP and SR current control will select a large gate charging current I_{large} to accelerate the turn-on process.

The comparator “comp3” in Fig. 13 has its propagation delay t_d , as shown in Fig. 15, which causes a response that





Fig. 16. Architecture of IBB converter with ESFC.

Fig. 17. Operation timing diagram of IBB converter with ESFC and f_{COT} synchronizes with f_{PWM} when there are PWM inputs.

occurs when V_{N1} is equal to $V_{\text{ref,MP}} - V_{\text{ERR}}$ and not $V_{\text{ref,MP}}$, thereby inducing the MP detector to detect the error of MP. To alleviate the propagation delay error in (3), an offset voltage V_{ERR} in (4) is added by flowing the I_{C1} and on-chip basic bias current I_{bias} to the resistor R_{ERR} , so that the comparison result of V_{N1} and V_{SR} can occur earlier to reduce the effect of t_d for a precise MP detection, where R_{ERR} can be determined by (5)

Error due to propagation delay

$$= t_d \cdot dV_{\text{N1}}/dt \quad (3)$$

$$V_{\text{ERR}} = (dV_{\text{DS}}/dt \cdot C1 + I_{\text{bias}}) \cdot R_{\text{ERR}} \quad (4)$$

$$R_{\text{ERR}} = t_d/[C1 + I_{\text{bias}}/(dV_{\text{DS}}/dt)]. \quad (5)$$

C. Inverting Buck-Boost Converter With EMI Suppression Frequency Controller

To further suppress EMI, the ESFC is proposed to synchronize the constant on-time switching frequency f_{COT} of the IBB converter with the PWM frequency f_{PWM} . The structure of ESFC is shown in Fig. 16. The ESFC can be divided into two parts, PWM synchronization frequency control and power saving control. In normal operation, through PWM synchronization frequency control, V_{NEG} can be charged at the rising edge of PWM when the energy of V_{NEG} is insufficient ($V_{\text{FB}} > V_{\text{ref}}$), as shown in Fig. 17. By using this control, the switching frequency f_{COT} of the IBB converter is synchronized with f_{PWM} , which can further assist with the EMI suppression.

When the loading system switches into standby mode, the IBB converter will enter power saving mode to enhance light load efficiency by reducing switching frequency. Fig. 17 shows




Fig. 18. Architecture of fast-level shifter.




Fig. 19. Operation timing diagram of fast-level shifter.

the operation timing diagram of the power saving mode. In power saving mode, IBB converter will be activated to charge V_{NEG} when it is insufficient, which is when V_{FB} is larger than V_{REF_A1} . Until the energy of V_{NEG} is sufficient, which is when V_{FB} is smaller than V_{REF_A2} , the converter will shut down to stop charging. Therefore, V_{NEG} is finally regulated in the hysteric window between V_{REF_A1} and V_{REF_A2} by reducing the switching frequency to enhance the light load efficiency. During the absence of f_{PWM} , the IBB converter can regulate V_{NEG} with a minimum energy until the next input of f_{PWM} .

D. Fast-Level Shifter

In order to increase the maximum switching frequency, the fast-level shifter is proposed to reduce the delay in GaN gate driving signal. The structure of the fast-level shifter is shown in Fig. 18. The input pair within the structure of the fast-level shifter M_1 and M_2 is LV MOSFETs, which can reduce the delay due to small input capacitance, and the HV MOSFETs M_3 and M_4 are applied to withstand high voltage. Moreover, the extra two pull-down paths (M_7 – M_8) and (M_9 – M_{10}) controlled by V_{X1} and V_{X2} , respectively, are applied to further reduce the delay. As shown in Fig. 19, when the rising edge of the input signal occurs, the rising voltage V_{X1} will conduct M_7 , and the pull-down current I_{M7} will increase to rapidly pull down V_{X2} and reduce the rising delay. On the contrary, when the falling edge occurs, the rising voltage V_{X2} will conduct M_9 , and the pull-down current I_{M9} will increase to rapidly pull down V_{X1} and reduce the falling delay. In conclusion, with the fast-level shifter, the rising and falling delay in GaN gate driving signal can be further reduced by 70% due to the LV MOSFETs input pair and extra pull-down current I_{M7} and I_{M9} . Furthermore, the reduced delay can further increase the maximum switching frequency.

E. Accurate ULP UVLO

The architecture of the proposed accurate ULP UVLO is shown in Fig. 20. To reduce the power consumption of




Fig. 20. Architecture of the proposed accurate ULP UVLO.

the GaN driver when there is no input PWM signal, the quiescent current of UVLO needs to be reduced. However, in conventional low-power UVLO [21], the voltage levels are compared with the threshold voltage of the MOSFETs. Due to PVT variations, the threshold voltage of the MOSFETs will widely change and affect the accuracy of the voltage-level detection. The UVLO aims to shut down the power since the power supply is under the reference voltage to reduce the leakage current and power loss. If V_{IN} changes from high to low, as shown in Fig. 21, an accurate UVLO can shut down the gate driver at time t_4 . In contrast, without an accurate UVLO, the rough UVLO simply shuts down the gate driver at about time t_5 , resulting in the occurrence of power loss between t_4 and t_5 , where V_{NEG} is less negative than the device threshold voltage. Thus, the UVLO circuit with low power consumption and high accuracy is needed.

To achieve higher accuracy of voltage detection, the bandgap reference is adopted to generate the reference voltage V_{ref} . Through the low power comparator, V_{ref} is compared with the detected voltage, and the enable signals V_{IN_OK} , V_{DD_OK} , and V_{NEG_OK} will be generated. To avoid error in the comparison results due to low supply voltage V_{IN} , rough UVLO is applied to blank the signals when V_{IN} is smaller than the minimum operation voltage of the comparator. This ensures the accuracy of UVLO output results.

To reduce the quiescent current, the ULP bandgap is used to generate V_{ref} . However, compared to the normal bandgap, the reference voltage of ULP bandgap V_{REF_ULP} is more sensitive to the process variations, which may reduce the accuracy of UVLO. In the proposed structure, the normal bandgap is used to calibrate V_{REF_ULP} . Through the up/down (UP/DN) counter, V_{REF_ULP} can be controlled in the hysteric window (V_{REF_UP} and V_{REF_DN}) automatically. After the autocalibration of ULP bandgap is complete, the ULP bandgap will take over to generate V_{ref} , and the normal bandgap is turned off to reduce quiescent current. However, temperature variation will seriously affect the performance of GaN HEMT. Thus, a temperature sensor is added to detect the temperature variation. Once the temperature variation is higher than 20 °C, the temperature sensor will send the recalibration request, as shown in Fig. 22, to the UVLO and threshold detection circuit to ensure accurate values.




Fig. 21. Operation timing diagram of accurate ULP UVLO.




Fig. 22. Recalibration flowchart of an accurate ULP UVLO.

Fig. 21 shows the operation timing diagram of the accurate ULP UVLO. During time period t_0 – t_1 , the supply voltage V_{IN} is lower than the operation voltage of the comparator. The wrong comparison result occurs at V_{IN_OK0} and is blanked by the signal $UVLO_{Rou}$. At time t_1 , $UVLO_{Rou}$ rises to logic high, the divided V_{IN} signal V_{IN_div} is compared with the lockout threshold voltage V_{REF_UP} , which is generated by the normal bandgap, and the calibration of ULP bandgap by the hysteretic window from normal bandgap begins. At time t_2 , V_{IN_div} rises above V_{REF_UP} , and V_{IN_OK} rises to logic high to release lockout of V_{IN} . At time t_3 , the calibration of ULP bandgap completes, and the ULP bandgap takes over to generate the lockout threshold voltage. Then, the normal bandgap is turned off to reduce the quiescent current. In normal operation, the quiescent current of accurate ULP UVLO can be reduced to less than 500 nA. Finally, the accuracy of the ULP bandgap is 7.1 ppm after the calibration, while the accuracy of the normal bandgap is 3.2 ppm.

IV. MEASUREMENT RESULTS

The chip microphotograph is shown in Fig. 23. The proposed IBBD GaN driver with 0.5- μ m CMOS process and one 600-V D-GaN MIS-HEMT is integrated by system in package (SiP) with an active area 5.1 and 6.6 mm², respectively. The input voltage is 600 V, and the range of switching frequency is up to 20 MHz. In addition, the maximum dV_{DS}/dt SR can reach 120 V/ns.

The measurement of the V_{th} tracking process is shown in Fig. 24. In power on procedure, V_{IN} and V_{DD} are charged to the target level of 12 and 5 V, respectively. Then, V_{NEG} is charged to a predetermined value of -10 V in the soft start procedure. When the soft start procedure ends, the V_{th} tracking mode is





Fig. 23. Chip micrograph with an area of 5.1 and 6.6 mm².Fig. 24. Measured leakage current with V_{th} tracking process.Fig. 25. Measured leakage current without V_{th} tracking process.

Fig. 26. Measured switching waveform with 20-MHz switching frequency.

triggered to calibrate V_{NEG} to -13.3 V, which can fully turn off the switch. Hence, the system can operate normally with a leakage current less than 1 μ A. However, without V_{th} tracking, V_{NEG} is set to -13 V, which has a large 86- μ A leakage current, as shown in Fig. 25. Fig. 26 shows the measured waveform of V_G and V_{DS} with 20-MHz operation frequency. Due to the fast-level shifters, the rising delay and falling delay in the GaN gate driving signal can be reduced to about only 12 ns.

Fig. 27 shows the measured switching frequency f_{COT} of IBB converter in normal operation mode. Due to the ESFC technique, switching frequency f_{COT} is synchronized with the frequency of PWM signal to further suppress EMI. The ripple of V_{NEG} is within 20 mV when the frequency




Fig. 27. Measured switching frequency of IBB converter in normal operation mode. f_{COT} synchronizes with f_{PWM} .




Fig. 28. Measured switching frequency of IBB converter in power saving mode, since PWM disappears and reduced f_{COT} is needed for high efficiency.




Fig. 29. Measured V_{DS} and V_{GS} without MP detector.




Fig. 30. Measured V_{DS} and V_{GS} with MP detector but without SR control.




Fig. 31. Measured V_{DS} and V_{GS} with MP detector and SR control.

of PWM signal is 10 kHz. When the system switches into standby mode, the switching frequency of IBB converter will be reduced by power saving mode to enhance light load efficiency. Fig. 28 shows the measured switching frequency f_{COT} of IBB converter in power saving mode, which the switching frequency f_{COT} is reduced to 1.25 kHz and the ripple of V_{NEG} is within 200 mV.

Fig. 29 shows the measured waveform of V_{DS} and V_{GS} of the D-GaN power HEMT without the MP detector. The ringing voltage of 22 V occurs at drain, causing the issue of large EMI. In addition, the measured waveform of V_{DS} and V_{GS} without SR control is also shown in Fig. 30. The low SR of V_{DS} causes the limited switching frequency of PWM signal. With the MP detector and SR control, the ringing voltage of 22 V at drain can be reduced to about 1.9 V, and the SR of V_{DS} can be well-controlled to 120 V/ns, increasing the maximum switching frequency, as shown in Fig. 31.






Fig. 32. (a) Monte Carlo simulation shows that the leakage current can be kept 3σ smaller than 950 nA. (b) Measured leakage current of 400 samples. (c) Pi-chart of switching loss.




Fig. 33. Maximum switching frequency with and without SR control and fast-level shifter.

Fig. 32(a) shows the Monte Carlo simulation of the leakage current. The leakage current can be kept 3σ smaller than 950 nA. Fig. 32(b) presents the measured leakage current of 400 samples; 200 samples use the V_{th} tracking technique, and the others do not. Without the V_{th} tracking technique, severe leakage current will occur due to V_{th} variation. Therefore, only 75% of the samples have a leakage current below $1 \mu A$. On the other hand, with the V_{th} tracking technique, the leakage current of 98% of the samples is less than $1 \mu A$. Fig. 32(c) shows the pi-chart of switching loss. Fig. 33 shows the maximum switching frequency with and without the SR control and fast-level shifter. Compared with conventional structures, the proposed GaN driver with an SR control and fast-level shifter can reach $2.4\times$ higher $f_{SW(MAX)}$ improvement.




Fig. 34. Measured quiescent current of 100 samples.




Fig. 35. Experimental setup.




Fig. 36. Measured EMI spectrum passes the EN55022 Class B full-band test.

Fig. 34 shows the measured quiescent current of 100 samples. With the accurate ULP UVLO and the power saving mode in the IBB converter, the quiescent current during no input PWM signal can be reduced to less than 720 nA, and the lowest value achieves 583 nA. Fig. 35 shows the experimental setup.

Fig. 36 shows the EMI measurement result of an adaptor with the proposed IBBD GaN driver, which is tested under 65 W. This shows that when the IBBD GaN driver operates in power saving and PWM synchronization modes, it meets the CISPR-22 Class B standard for the EMI requirement. In the EMI test, EN5502 divides the spectrum into two parts. One is 150 K–30 MHz and the other is 30 M–300 MHz. The proposed PWM synchronization mode can pass the EMI full-band test.

TABLE I
COMPARISON TABLE

	[3] ISSCC17	[4] ISSCC18	[5] ISSCC20	[6] ISSCC21	This work
Process	0.35 μ m HV BCD	0.18 μ m BCD	GaN	0.5 μ m 600V SOI	0.5 μ m CMOS
Topology	CMOS Driver + E-GaN Switch	CMOS driver + E-GaN Switch	GaN driver + E-GaN Switch	CMOS Driver + E-GaN Switch	SP (CMOS Driver + D-MIS GaN)
Control mode	Adaptive Tri-Slope Gate Driving	Three-Level Gate Driving	Rail-to-Rail Gate driving	Dynamic Feedback Delay Compensation	V_{th} tracking + MP&SR Control
V_{th} tracking	No	No	No	No	Yes
Operation frequency	10MHz	1.2MHz	26.2kHz	1MHz	20MHz
Input Voltage	3V–40V	6V–16V	6.0V	600V	600V
Driving Current	1.2A	1.5A	N/A	N/A	2.5A
dV_{DS}/dt slew rate	33.3V/nsec*	28.6V/nsec*	N/A	67V/nsec	120V/nsec
Power Consumption	39.5mW	N/A	1.33W**	N/A	6mW
Efficiency	88.50%	N/A	95.60%	N/A	95.80%
Die Size	0.86mm ²	11.27mm ²	2.1mm ²	N/A	5.1+6.6mm ²
FoM1 †	746	N/A	N/A	N/A	19160
FoM2 ††	333M	34.32M	N/A	N/A	2400M

*after calculation, **including loss of power converter
 † FoM1 = Slew rate * Efficiency / Power consumption
 †† FoM2 = Slew rate * Operation frequency




Fig. 37. Operation frequency and efficiency of the proposed technique and state-of-the-arts.

Table I shows the performance comparison table with state-of-the-arts. Through the V_{th} tracking technique, the peak efficiency is improved to 95.8%. Moreover, due to the MP detector and SR control, the maximum switching frequency can be up to 20 MHz and the dV_{DS}/dt can be controlled at 120 V/ns. In comparison with [3], [4], and [6], this work has the highest SR and maximum operation frequency, as shown in Fig. 37.

V. CONCLUSION

The proposed IBBD GaN driver implemented by 0.5- μ m CMOS process can drive D-GaN MIS-HEMT directly. Through the V_{th} tracking technique, the leakage current of D-GaN MIS-HEMT can be reduced to sub-1 μ A. The MP detector reduces the ringing voltage at drain of GaN switch from 22 to 1.9 V, which succeeds in suppressing EMI. Moreover, the maximum switching frequency can reach up to 20 MHz, and dV_{DS}/dt can be regulated at 120 V/ns by the fast-level shifter and SR control. With the ULP UVLO, the quiescent current can be reduced to 583 nA during standby mode, which enhances the light load efficiency. The peak efficiency is as high as 95.8% and chip areas are 5.1 and 6.6 mm².

ACKNOWLEDGMENT

The authors would like to thank Kevin Chuang and Andy Ho, Chip-GaN Power Semiconductor Corporation, Hsinchu, Taiwan, and would also like to thank Qualcomm University Research Projects for their help and support.

REFERENCES

- [1] Y. Kong *et al.*, "Monolithic integration of E/D-mode AlGaIn/GaN MIS-HEMTs," *IEEE Electron Device Lett.*, vol. 35, no. 3, pp. 336–338, Mar. 2014.
- [2] T. Gao *et al.*, "Integrated enhancement/depletion-mode GaN MIS-HEMTs for high-speed mixed-signal applications," *Phys. Status Solidi A*, vol. 213, no. 5, pp. 1241–1245, May 2016.
- [3] X. Ke *et al.*, "A 10 MHz 3-to-40 V VIN tri-slope gate driving GaN DC-DC converter with 40.5 dB μ V spurious noise compression and 79.3% ringing suppression for automotive applications," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2017, pp. 430–431.
- [4] A. Seidel and B. Wicht, "A fully integrated three-level 11.6 nC gate driver supporting GaN gate injection transistors," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2018, pp. 384–385.
- [5] M. Kaufmann, M. Lueders, C. Kaya, and B. Wicht, "A monolithic E-mode GaN 15 W 400 V offline self-supplied hysteretic buck converter with 95.6% efficiency," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2020, pp. 288–290.
- [6] J. Zhu *et al.*, "A 600 V GaN active gate driver with dynamic feedback delay compensation technique achieving 22.5% turn-on energy saving," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2021, pp. 462–463.
- [7] H.-Y. Chen *et al.*, "A fully integrated GaN-on-silicon gate driver and GaN switch with temperature-compensated fast turn-on technique for improving reliability," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2021, pp. 460–462.
- [8] X. Huang, Q. Li, Z. Liu, and F. C. Lee, "Analytical loss model of high voltage GaN HEMT in cascode configuration," *IEEE Trans. Power Electron.*, vol. 29, no. 5, pp. 2208–2219, May 2014.
- [9] X. Huang, Z. Liu, Q. Li, and F. C. Lee, "Evaluation and application of 600 V GaN HEMT in cascode structure," *IEEE Trans. Power Electron.*, vol. 29, no. 5, pp. 2453–2461, May 2014.
- [10] Z. Liu, X. Huang, F. C. Lee, and Q. Li, "Package parasitic inductance extraction and simulation model development for the high-voltage cascode GaN HEMT," *IEEE Trans. Power Electron.*, vol. 29, no. 4, pp. 1977–1985, Apr. 2014.
- [11] N. Hari, T. Logan, and R. Memahon, "Design considerations for 600 V GaN cascode based half-bridge converter systems for utility based applications," in *Proc. 8th IET Int. Conf. Power Electron., Mach. Drives (PEMD)*, 2016, pp. 1–6.
- [12] W. Zhang *et al.*, "A new package of high-voltage cascode gallium nitride device for megahertz operation," *IEEE Trans. Power Electron.*, vol. 31, no. 2, pp. 1344–1353, Feb. 2016.
- [13] H.-Y. Wu *et al.*, "GaN cascode performance optimization for high efficient power applications," in *Proc. 28th Int. Symp. Power Semiconductor Devices ICs (ISPSD)*, Jun. 2016, pp. 255–258.
- [14] X. Huang, W. Du, F. C. Lee, Q. Li, and Z. Liu, "Avoiding Si MOSFET avalanche and achieving zero-voltage switching for cascode GaN devices," *IEEE Trans. Power Electron.*, vol. 31, no. 1, pp. 593–600, Jan. 2016.
- [15] W. Du, X. Huang, F. C. Lee, Q. Li, and W. Zhang, "Avoiding divergent oscillation of cascode GaN device under high current turn-off condition," in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Mar. 2016, pp. 1002–1009.
- [16] M. T. Hasan, T. Asano, H. Tokuda, and M. Kuzuhara, "Current collapse suppression by gate field-plate in AlGaIn/GaN HEMTs," *IEEE Electron Device Lett.*, vol. 34, no. 11, pp. 1379–1381, Nov. 2013.
- [17] H. Huang, Y. C. Liang, G. S. Samudra, T.-F. Chang, and C.-F. Huang, "Effects of gate field plates on the surface state related current collapse in AlGaIn/GaN HEMTs," *IEEE Trans. Power Electron.*, vol. 29, no. 5, pp. 2164–2173, May 2014.
- [18] S. A. Ahsan, S. Ghosh, S. Khandelwal, and Y. S. Chauhan, "Analysis and modeling of cross-coupling and substrate capacitances in GaN HEMTs for power-electronic applications," *IEEE Trans. Electron Devices*, vol. 64, no. 3, pp. 816–823, Mar. 2017.
- [19] Y. Zhang, S. Wang, and Y. Chu, "Analysis and comparison of the radiated electromagnetic interference generated by power converters with Si MOSFETs and GaN HEMTs," *IEEE Trans. Power Electron.*, vol. 35, no. 8, pp. 8050–8062, Aug. 2020.
- [20] D. Han, S. Li, W. Lee, W. Choi, and B. Sarlioglu, "Trade-off between switching loss and common mode EMI generation of GaN devices-analysis and solution," in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Mar. 2017, pp. 843–847.
- [21] K. Cho, "An ultra-low quiescent current under-voltage lockout circuit for a high-voltage gate driver IC," *Electronics*, vol. 9, no. 10, p. 1729, Oct. 2020.



Yong-Hwa Wen was born in Taiwan in 1997. He received the B.S. and M.S. degrees in electronics and electrical engineering (EE) from the Department of EE, National Yang Ming Chiao Tung University (NYCU), Hsinchu, Taiwan, in 2019 and 2021, respectively.

He is currently a member of the Mixed-Signal and Power Management Integrated Circuit (IC) Laboratory, Institute of EE, NYCU. He has published one International Solid-State Circuits Conference (ISSCC) paper in 2021.



Tz-Wun Wang was born in Taiwan in 2000. He received the B.S. degree in electronics and electrical engineering from the Department of Electronics and Electrical Engineering, National Yang Ming Chiao Tung University (NYCU), Hsinchu, Taiwan, in 2022, where he is currently pursuing the Ph.D. degree.

He is a member of the Mixed-Signal and Power Management Integrated Circuit (IC) Laboratory, NYCU.



Tzu-Hsien Yang (Student Member, IEEE) was born in Taiwan in 1997. He received the B.S. and M.S. degrees in electronics and electrical engineering (EE) from the Department of EE, National Yang Ming Chiao Tung University (NYCU), Hsinchu, Taiwan, in 2019 and 2021, respectively.

He is currently a member of the Mixed-Signal and Power Management Integrated Circuit (IC) Laboratory, Institute of EE, NYCU. He has published one International Solid-State Circuits Conference (ISSCC) paper in 2021.



Sheng-Hsi Hung was born in Taipei, Taiwan. He received the M.S. degree in electronics and electrical engineering (EE) from National Yang Ming Chiao Tung University (NYCU), Hsinchu, Taiwan, in 2010, where he is currently pursuing the Ph.D. degree.

His research interests include high-frequency power conversion techniques and high-density module packaging and integration and wide bandgap semiconductors design.



Kuo-Lin Zheng was born in Taipei, Taiwan, in 1978. He received the B.S. degree in electrical engineering from the Southern Taiwan University of Science and Technology, Tainan, Taiwan, in 2004, and the M.S. degree in electrical and control engineering from National Chiao Tung University, Hsinchu, Taiwan, in 2008.

He had been with G-Time Electronic Company Ltd., Hsinchu, from 2004 to 2006. In 2022, he is the Research and Development Director of Chip-GaN Power Semiconductor Corporation, Hsinchu.

His research interests include power management system designs, analog integrated circuits for portable devices, and familiar with low dropout linear regulator.



Ke-Horng Chen (Senior Member, IEEE) received the B.S., M.S., and Ph.D. degrees in electrical and computer engineering from National Taiwan University (NTU), Taipei, Taiwan, in 1994, 1996, and 2003, respectively.

He is a Chair Professor with the Department of Electronics and Electrical Engineering (EE), National Yang Ming Chiao Tung University (NYCU), Hsinchu, Taiwan. He is also the Chief Technology Officer (CTO) of the Industrial Technology Research Institute (ITRI), Hsinchu, in 2022.

He leads the Mixed Signal and Power Integrated Circuit (IC) Laboratory, NYCU, focusing on cutting edge research on power management integrated circuit (IC) design. He has authored a textbook titled *Power Management Techniques for Integrated Circuit Design* (IEEE Press and John Wiley May, 2016), which has been widely adopted as a textbook or design guide by students and engineers in Taiwan. He joined NYCU, in 2004, having previously worked as an IC designer in a number of IC design houses in Taiwan. He and his research team at NYCU have been collaborating with many famous high tech corporations, namely, Realtek Semiconductor Corporation (Realtek), Hsinchu, Richtek, Hsinchu, Novatek, Hsinchu, and so on, for more than ten years. He has led more than 80 academic industrial collaboration projects receiving a total grant of over 65 million TWD. In addition, their joint research efforts have been granted with over 40 U.S. patents and more than 50 Taiwan patents. He, with his research group, has authored or coauthored approximately 240 prestigious journal articles and conference papers. His team has developed the first ever design methodology of the single-inductor multiple-output (SIMO) converters improving silicon area and power efficiency and alleviating cross regulation problem. He has supervised 12 Ph.D. and 145 M.S. students. At NYCU, he currently manages the undergraduate program and three graduate programs including electrical and computer engineering, control engineering, and communications engineering, with 82 full-time and 16 adjunct staffs, ten professional staffs, and 1423 students (705 graduate and 718 undergraduate students).

Dr. Chen is currently the Director of the Board of IEEE Taipei Section. He was the Chairperson of the Circuits and Systems (CAS) Society Taipei Chapter from 2015 to 2016. He has been an Associate Editor for the IEEE TRANSACTIONS ON POWER ELECTRONICS since 2011, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS since 2014, and IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS from 2012 to 2013, and an Editorial Board Member of the *Analog Integrated Circuits and Signal Processing* since 2013. He joined the Technical Program Committee of many important conferences, including International Symposium on Circuits and Systems (ISCAS) in 2010, European Solid-State Circuits Conference (ESSCIRC) in 2015, and Custom Integrated Circuits Conference (CICC) in 2016. He is currently the General Co-Chair, organizing the 2018 International Workshop on Power Supply on Chip (PwrSoC), the leading international technical workshop focusing on the integration of electrical power converters for multiple applications. He was a recipient of the Outstanding Chapter Award of the IEEE Taipei Section, the Ministry of Science and Technology Outstanding Research Award in 2019 and 2022, and the Outstanding Engineering Professor from Chinese Institute of Engineers in 2019.



Ying-Hsi Lin received the B.S. degree from National Yang Ming Chiao Tung University (NYCU), Hsinchu, Taiwan, in 1993, and the M.S. degree in electrical engineering from National Taiwan University, Taipei, Taiwan, in 1995.

He joined the Computer and Communication Research Laboratory, Industrial Technology Research Institute (ITRI), Hsinchu, as a Researcher in 1995, and became the Project Leader of CMOS radio frequency (RF) and high-speed mixed-signal circuits design in 1998. Since joining ITRI Computer

and Communications Laboratory (CCL), he has been working on CMOS RF integrated circuits (ICs) and mixed-signal circuits IC design for computer and communication application. In October 1999, he joined Realtek Semiconductor Corporation (Realtek), Hsinchu, as an RF Manager, where he was responsible for several research and development CMOS RF projects including Bluetooth, wireless local area network (WLAN) 802.11abg, 802.11n, WLAN CE, and UWB and also involving CMOS RF integrated circuit (IC) mass production planning. In the circuits design, his area of activities include RF synthesizer, low-noise amplifier (LNA), mixer, modulator, power amplifier (PA), filter, programmable gain amplifier (PGA), mixed-signal circuits, electrostatic discharge (ESD) circuits, RF device modeling, RF system calibration, and communication system design. In 2010, he became the Vice President and led the Research and Design Center of Realtek. He holds more than 30 patents in the area of mixed-signal and RF IC design. He has published 107 journal articles and 12 International Solid-State Circuits Conference (ISSCC) papers from 2015 to 2022.



Shian-Ru Lin was born in Nantou, Taiwan, in 1978. He received the B.S. degree in electronic engineering from the National Taiwan University of Science and Technology, Taipei, Taiwan, in 2000, and the M.S. degree in electronic engineering from National Taiwan University, Taipei, in 2003.

In 2003, he joined the Research and Development Center, Realtek Semiconductor Corporation (Richtek), Hsinchu, Taiwan, where he is currently the Director. His current research interests include analog and mixed-mode circuit design, high-speed/resolution data converters, and timing recovery for communications, high-efficiency line driver, and power management integrated circuit (IC).



Tsung-Yen Tsai was born in Pingtung, Taiwan. He received the B.S. degree from National Sun Yat-Sen University, Kaohsiung, Taiwan, in 2004, and the M.S. degree in communication engineering from National Yang Ming Chiao Tung University (NYCU), Hsinchu, Taiwan, in 2006.

He joined Realtek Semiconductor Corporation (Richtek), Hsinchu, in July 2006, as an Analog Circuit Designer. He is currently responsible for several projects, including Global Positioning System (GPS), Bluetooth, wireless local area network (WLAN) 802.11abg, 802.11n, and 802.11ac. His research includes current digital to analog converter (DAC) and switching regulators for SoC.